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ABSTRACT
As neural network algorithms show high performance in many
applications, their efficient inference on mobile and embedded
systems are of great interests. When a single stream recurrent
neural network (RNN) is executed for a personal user in
embedded systems, it demands a large amount of DRAM
accesses because the network size is usually much bigger than
the cache size and the weights of an RNN are used only once at
each time step. We overcome this problem by parallelizing the
algorithm and executing it multiple time steps at a time. This
approach also reduces the power consumption by lowering
the number of DRAM accesses. QRNN (Quasi Recurrent
Neural Networks) and SRU (Simple Recurrent Unit) based
recurrent neural networks are used for implementation. The
experiments for SRU showed about 300% and 930% of speed-
up when the numbers of multi time steps are 4 and 16,
respectively, in an ARM CPU based system.
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1 INTRODUCTION
Neural network algorithms show high performance in many
machine learning tasks, such as image classification, speech
recognition, hand gesture recognition, and machine transla-
tion [2, 3, 6, 16–19]. Thus, many future embedded systems,
including smartphones and cars, are expected to support
many neural network applications. A few different neural
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network models are used according to the characteristics of
the applications. For example, convolutional neural networks
are widely used for image recognition [7, 12], while recurrent
neural networks are applied to automatic speech recognition
(ASR) and machine translation [3–6, 16]. Many neural net-
work algorithms demand a very large number of arithmetic
and memory access operations for real-time operation, and
also require very large number of parameters, often exceeding
one hundred megabytes (MBs).
Since the number of parameters is very large compared
to the cache size, the overhead of DRAM access is mostly
the bottleneck in real-time inference of neural networks on
embedded systems. In sever based implementations, batch
processing is widely used for lowering the number of DRAM
accesses [20]. Increasing the batch size lowers the number
of DRAM accesses for each stream. However, batch process-
ing can hardly be used in many embedded systems because
the application is intended for a single user. One example
is an on-device ASR on smartphones. On-device ASR can
reduce the delay of response and helps keeping privacy. Al-
though, many researches are being conducted to execute
neural networks efficiently with special purpose hardware,
there are still DRAM access bottlenecks unless all the pa-
rameters are stored on on-chip memory [11]. Considering the
available on-chip memory size of most embedded devices, it
is still unavoidable to store the weights on DRAM. Thus, it
is very needed to constrain the number of DRAM accesses
for efficient execution of neural network algorithms.
Recurrent neural networks are used for sequence processing,
and a sequence consists of multiple time steps. Therefore, the
number of DRAM accesses can be reduced if multiple time
steps are processed at a time. In server based batch processing,
multiple streams are processed in parallel to exploit this
characteristic. However, for single stream processing, it is very
difficult to parallelize the recurrent neural networks because
the feedback incurs the dependency problem. Although signal
flow graph analysis allows some partial parallelization even
for the LSTM (Long Short Term Memory) RNN, which
is most widely used, the effect is limited [9]. In addition,
disconnecting parallelism using data characteristics has also
been attempted, but it is difficult to apply this technique to
general applications [14]. Since this problem is due to the
nature of recurrent neural network algorithms, it is difficult
to overcome this by employing very smart parallelization or
special hardware design techniques.
In this paper, we present a single sequence parallelization of
QRNN (Quasi Recurrent Neural Network) and SRU (Simple
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Recurrent Unit) based recurrent neural networks, and apply
multi time step parallelization for efficient implementation on
embedded systems. QRNN and SRU algorithms also contain
the feed-back structure, but this part can be isolated and
takes a small portion of the total computation. This simple
feed-back structure allows multi time step parallelization even
for a single stream input, and enables efficient implementa-
tions reducing DRAM accesses because one weight fetch from
DRAM can be used for multiple time steps. QRNN and SRU
algorithms are implemented on Intel and ARM CPU based
systems, and the execution performances are compared with
those of LSTM RNNs.
This paper is organized as follows. Section 2 explains the
application of RNNs and popular RNN models, including
LSTM RNN, QRNN, and SRU. Section 3 presents the strat-
egy for multi time step processing of single stream input.
Experimental results are shown in Section 4. Concluding
remarks follow in Section 5.
2 RECURRENT NEURAL NETWORK
ALGORITHMS
A recurrent neural network (RNN) connects the units to
form a feedback along a sequence, which allows it to learn
dynamic temporal behavior of a time sequence. RNNs can
have internal states by either feedback or explicitly using
memory cells. This makes them applicable to many sequence
recognition tasks. Their applications as well as models that
include LSTM, SRU, and QRNN are reviewed in this section.
2.1 Application of recurrent neural networks
RNNs are used for sequence analysis, including text process-
ing, speech recognition, and handwriting recognition. Also,
RNN is an indispensable components for sequence genera-
tion, such as text generation and foreign language translation.
Three major structures of RNN applications are shown in
Fig. 1. Fig. 1 (a) shows the RNN acceptor that receives a
whole sequence of input, and then generates an output at the
end of the sequence. An application of the RNN acceptor is
the sentiment analysis of the input text, such as movie and
restaurant reviews [19]. Fig. 1 (b) shows the RNN transducer
that receives the input sequence and generates the corre-
sponding output at each time step. The RNN transducer
is used for acoustic modeling, language modeling, and so
on. Fig. 1 (c) shows the encoder and decoder model using
RNN, where the encoder compresses the input stream and
transfers the compressed context to the decoder at the end of
the sequence. Thus, the encoder alone is similar to the RNN
acceptor. The decoder receives the compressed context as the
initial state, and then generates the output as the time step
goes. The attention model is an extension of the encoder-
decoder architecture [3]. The representative application of
the encoder-decoder architecture is the language translation.
The original text to translate is applied to the encoder, and
the translated text is generated from the decoder. In many
applications, bi-directional RNN models are used, where the
sequence flow goes in both directions. The bi-directional RNN
can be constructed by combining two RNNs operating at
different directions.
݄ଵ
ݔଵ
ݏ଴ ݏଵ ݏଶ ݏଷ ݏସ
݄ଶ ݄ଷ ݄ସ ݄ହ
ݔଶ ݔଷ ݔସ ݔହ
ݔଵ
ݏ଴ ݏଵ ݏଶ ݏଷ ݏସ
Yes/No
ݔଶ ݔଷ ݔସ ݔହ
RNN RNNRNNRNN
ݔଵ
ݏଵ௘
ݔଶ ݔଷ ݔସ ݔହ
RNN RNN RNNRNNRNNݏଶ
௘ ݏଷ௘ ݏସ௘ ݏହ௘
ݔଵ
ݏଵௗ
ݔଶ ݔଷ ݔସ ݔହ
ݏଶௗ ݏଷௗ ݏସௗ
ݕଵ ݕଶ ݕଷ ݕସ ݕହ
RNN
RNN RNNRNNRNNRNN
RNN RNNRNNRNNRNN
(a) RNN Acceptor.
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(b) RNN Transducer.
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Figure 1: Application of recurrent neural networks.
2.2 LSTM RNN
LSTM RNN is most widely used among several RNN mod-
els [8], and the block diagram is shown in Fig. 2. Also the
equations describing LSTM RNN is in Eq. (1). LSTM RNN
contains the memory cell, which can store long term informa-
tion, and whose value is denoted as c𝑡. The c𝑡 is propagated
to the next time step after being multiplied to the forget
gate value, f𝑡. The output h𝑡 is generated by using c𝑡 and
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Figure 2: Block diagram of LSTM.
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Figure 3: Block diagram of SRU.
the output gate o𝑡. Note that the f𝑡 and o𝑡 are between 0
and 1, and they are formed by transforming both the input
x𝑡 and the previous output h𝑡−1. Thus, without h𝑡−1, it
is not possible to compute f𝑡, i𝑡, and o𝑡. As a result, the
LSTM equation strictly dictates sequential processing. As
indicated in (1), it is possible to precompute W𝑓x𝑡, W𝑖x𝑡,
and W𝑜x𝑡 using the multi time processing approach, but
the remaining part that depends on h𝑡−1 hinders fully multi
time step processing. LSTM RNN approximately demands 8
multiply-vector operations.
f𝑡 = 𝜎
(︀
W𝑓x𝑡 +U𝑓h𝑡−1 + b𝑓
)︀
,
i𝑡 = 𝜎
(︀
W𝑖x𝑡 +U𝑖h𝑡−1 + b𝑖
)︀
,
o𝑡 = 𝜎
(︀
W𝑜x𝑡 +U𝑜h𝑡−1 + b𝑜
)︀
,
c^𝑡 = tanh
(︀
W𝑐x𝑡 +U𝑐h𝑡−1 + b𝑐
)︀
,
c𝑡 = f𝑡 ⊙ c𝑡−1 + i𝑡 ⊙ c^𝑡,
h𝑡 = o𝑡 ⊙ tanh
(︀
c𝑡
)︀
.
(1)
2.3 SRU and QRNN
The SRU is recently introduced [13], and the block diagram
is shown in Fig. 3. When the SRU is compared with the
LSTM, the SRU has only one dependency relation through
c𝑡−1, while LSTM depends both c𝑡−1 and h𝑡−1. The SRU
can be represented as shown in Eq. (2). Here, we can find
that x^𝑡, f𝑡, and r𝑡 are computed without h𝑡−1.
x^𝑡 =Wx𝑡,
f𝑡 = 𝜎
(︀
W𝑓x𝑡 + b𝑓
)︀
,
r𝑡 = 𝜎
(︀
W𝑟x𝑡 + b𝑟
)︀
,
c𝑡 = f𝑡 ⊙ c𝑡−1 +
(︀
1− f𝑡
)︀
⊙ x^𝑡,
h𝑡 = r𝑡 ⊙ tanh
(︀
c𝑡
)︀
+
(︀
1− r𝑡
)︀
⊙ x𝑡.
(2)
The QRNN equation is shown in Eq. (3) [1]. When com-
pared to the SRU, the gates are computed using the current
and past inputs, but not the past output h𝑡−1. The perfor-
mances of SRU and QRNN have been studied intensively in
recent years. Although the results differ according to the ap-
plications, their performances are comparable in many cases
when their parameter sizes are similar [1, 13].
x^𝑡 = tanh
(︁
W0x𝑡 +W1x𝑡−1
)︁
,
f𝑡 = 𝜎
(︁
W0𝑓x𝑡 +W
1
𝑓x𝑡−1
)︁
,
o𝑡 = 𝜎
(︁
W0𝑟x𝑡 +W1𝑟x𝑡−1
)︁
,
c𝑡 = f𝑡 ⊙ c𝑡−1 +
(︀
1− f𝑡
)︀
⊙ x^𝑡,
h𝑡 = o𝑡 ⊙ tanh
(︀
c𝑡
)︀
.
(3)
3 MULTI TIME STEP PARALLELIZATION
RNN computation is executed as a sequence of h0, h1, h2,
... and so on, where h𝑡 is the output at time step 𝑡, because
evaluation of h𝑡 needs h𝑡−1 as illustrated in Eq. 1. Multiple
time step processing refers concurrent computation of h0, h1,
... and h𝑇−1, where 𝑇 is the block size for parallel processing.
In single step processing, the weights, which is usually tens
or hundreds of MBs, need to be loaded at each time step, and
they are used only once. Unless the cache size is very large to
accommodate all the weights, this incurs a very large number
of DRAM accesses. In multi time step processing, a weight is
fetched from DRAM and used for processing multiple time
steps. Usually, we fetch one row of weight matrix, and use
it for computing the output for multiple time steps. As a
result, the number of DRAM accesses can be reduced as the
number of time steps to process increases.
3.1 LSTM
As illustrated in Eq. (1), the major computation of LSTM
network is due to 8 matrix-vector multiplication operations.
The matrix values are weights, which are already determined
through training, while the vectors are either the input x𝑡
or the previous output h𝑡−1. As for the matrix-vector multi-
plication with the input x𝑡, there is no difficulty in multiple
time step processing. But, the matrix-vector multiplication
with the previous output h𝑡−1 cannot be conducted employ-
ing the multiple time step fashion because of the dependency
problem. Thus, even if we precompute the matrix-vector
computation with the input vector x𝑡, the number of DRAM
accesses can be reduced just up to a half, when compared
with the single time step processing.
3.2 SRU and QRNN
SRU computes the output through three matrix-vector mul-
tiplication operations as shown in Eq. (2). Here we can find
that the computation of weighted input x^𝑡, forget gate f𝑡,
and output gate r𝑡 can be conducted using only the weight
matrices and the input x𝑡. There is no dependency relation
with the output h𝑡−1. In SRU, there is a dependency loop
propagating the memory cell value c𝑡, which is, however,
vector element wise operations and demands much less oper-
ations compared to matrix-vector multiplications. Also, the
vector element wise operation can be conducted up to the
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parallelism of the layer width of RNN, which usually have
the range of 128 to 1024. Thus, the computation of c𝑡 can
be conducted using SIMD or multi-thread operations. The
computation of output h𝑡 has no dependency constraints
when its input r𝑡 and c𝑡 are all given.
The QRNN equation is shown in Eq. (3). When compared
to the SRU, the gates are computed using the current and past
inputs, but not the past output h𝑡−1. Thus, this structure
can also be multi time step parallelized at the same way.
When employing the multi time step approach, the forget
gate signal, f𝑡, can be computed as shown in Eq. (4). [f0, f1,
..., f𝑇 ] are computed at a time as Eq. (4) shows. Here, we
can use the matrix-matrix multiplication. Note that f𝑡 is a
column vector whose size is usually between 128 and 2,048 in
many RNN applications. Matrix-matrix multiplication uses
the weights several times, thus it demands far less external
memory accesses for each arithmetic [15].
[︃
f0 f1 ... f𝑇
]︃
=
[︃
W𝑓
]︃[︃
x0 x1 ... x𝑇
]︃
(4)
The proposed idea is similar to the Manchester carry chain
adder shown in Fig. 4. In the Manchester carry chain, the
propagation and generation signals are pre-computed only
using the input. Then, the carry is propagated very fast using
the propagation and generation signals [21].
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Figure 4: Ripple carry adder and Manchester carry chain
adder.
4 EXPERIMENTAL RESULTS
We have measured the execution time of LSTM RNN, SRU,
and QRNN models on Intel Core i7-3930K 3.2GHz CPU and
Nvidia Denver2 ARMv8 64-bit 2.0GHz CPU. Small and large
Table 1: Execution time (msec) of small model RNNs on the
Intel CPU for processing 1,024 input samples.
Model Execution Time Speed-up
LSTM 673.667 -
SRU-1 475.43 100%
SRU-2 288.729 164.7%
SRU-4 197.765 240.4%
SRU-8 153.39 309.9%
SRU-16 129.591 366.9%
SRU-32 118.247 402.1%
SRU-64 96.302 493.7%
SRU-128 93.219 510.0%
Table 2: Execution time (msec) of large model RNNs on the
Intel CPU.
Model Execution Time Speed-up
LSTM 2359.94 -
SRU-1 1880.63 100%
SRU-2 1104.22 170.3%
SRU-4 715.919 262.6%
SRU-8 523.264 359.4%
SRU-16 437.565 429.7%
SRU-32 375.647 500.6%
SRU-64 335.64 560.3%
SRU-128 320.121 587.4%
RNN models are used for the experiments. As for the small
model, the LSTM RNN has the cell width of 350, while the
SRU has the width of 512, and the number of parameters are
approximately 1M. The large model LSTM RNN has the cell
width of 700, and that of SRU RNN has the width of 1024,
by which the parameter size of both models are comparable,
approximately 3M.
The Intel CPU has 32KB L1 data cache and instruction
cache, 256KB L2 cache, and 12,288KB L3 cache. The ARM
CPU has 32KB L1 data cache, 48KB instruction cache, and
2,048KB L2 cache. The program was written in C++ lan-
guage, and used the BLAS for optimum execution of matrix-
vector and matrix-matrix multiplications. Intel Math Kernel
Library (MKL) [10] and OpenBLAS [22] are used for Intel
CPU and ARM CPU, respectively. The highest compiler
optimization level, O2, is used for this experiments. The time
is measured while processing 1,024 input samples.
Table 1 gives the execution time and the speed-up of the
small model RNNs on the Intel CPU. The LSTM with single
time step and the SRU with multiple time step parallelization
are shown. ‘SRU-𝑛’ refers to the SRU execution with 𝑛-step
parallelization. The speed-up of SRU-𝑛 is measured on the
basis of the SRU-1. Here, we can find almost 400% of speed-
up when 32 step parallelization is employed. A similar result
can be found for the large model RNNs. Table 2 shows
the execution time and the speed-up of large model RNNs
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Table 3: Execution time (msec) of small model RNNs on the
ARM CPU.
Model Execution Time Speed-up
LSTM 1522.3 -
SRU-1 902.736 100%
SRU-2 484.474 186.3%
SRU-4 274.82 328.5%
SRU-8 172.856 522.2%
SRU-16 108.414 832.6%
SRU-32 85.6596 1053.8%
SRU-64 96.1196 939.1%
SRU-128 93.3887 966.6%
Table 4: Execution time (msec) of large model RNNs on the
ARM CPU.
Model Execution Time Speed-up
LSTM 4583.75 -
SRU-1 3652.59 100%
SRU-2 1925.07 189.7%
SRU-4 1078.03 338.8%
SRU-8 634.951 575.3%
SRU-16 392.163 931.4%
SRU-32 288.659 1265.4%
SRU-64 275.078 1327.8%
SRU-128 275.658 1325.0%
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Figure 5: Relative speed-up of SRU according to the number
of parallelization steps.
on the CPU. The speed-up is about 500% when 32 step
parallelization is used.
The experimental results on ARM CPU are given on Table
3 and 4 for the small and large models, respectively. When
Table 5: Execution time (msec) of small QRNNs on the Intel
CPU.
Model Execution Time Speed-up
QRNN-1 1034.77 100%
QRNN-2 558.107 185.4%
QRNN-4 376.691 274.7%
QRNN-8 285.414 362.5%
QRNN-16 239.941 431.2%
QRNN-32 216.77 477.3%
QRNN-64 173.527 596.3%
QRNN-128 167.381 618.2%
Table 6: Execution time (msec) of large QRNNs on the Intel
CPU.
Model Execution Time Speed-up
QRNN-1 3862.67 100%
QRNN-2 2194.5 176.0%
QRNN-4 1413.61 273.2%
QRNN-8 1020.05 378.7%
QRNN-16 834.649 462.8%
QRNN-32 711.423 542.9%
QRNN-64 631.667 611.5%
QRNN-128 600.772 643.0%
Table 7: Execution time (msec) of small QRNNs on the ARM
CPU.
Model Execution Time Speed-up
QRNN-1 1580.58 100%
QRNN-2 830.659 190.3%
QRNN-4 461.075 342.8%
QRNN-8 323.815 488.1%
QRNN-16 197.612 799.8%
QRNN-32 143.158 1104.9%
QRNN-64 140.108 1128.1%
QRNN-128 142.536 1108.9%
executing the small model on the ARM CPU, the speed-up
is nearly 1,000% when the number of parallelization steps
is 32. The speed-up of large model RNN is very impressive,
more than 1,250%.
Fig. 5 summarizes the speed-up of SRU according to the
number of parallelization steps. We can find that the benefit
of multiple time step parallelization is bigger in ARM based
systems when compared to Intel CPU based computer. This
is because the benefit of reduced DRAM access due to multi
time step parallelization becomes more prominent when the
computer system has a poor memory system, such as low
bandwidth DRAM and small cache size. Also, the larger RNN
model that needs more parameters shows higher speed-up
compared to the small one.
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Table 8: Execution time (msec) of large QRNNs on the ARM
CPU.
Model Execution Time Speed-up
QRNN-1 6467.72 100%
QRNN-2 3356.7 192.6%
QRNN-4 1844.29 350.6%
QRNN-8 1253.13 516.1%
QRNN-16 712.439 907.8%
QRNN-32 475.433 1360.3%
QRNN-64 469.515 1377.5%
QRNN-128 450.848 1434.6%
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Figure 6: Relative speed-up of QRNN according to the num-
ber of parallelization steps.
The experimental results for QRNN are shown in Table
5-8. Here, we can find the similar trends. We can find higher
speed-up values in the ARM based system. Fig. 6 shows the
speed-up of QRNN.
5 CONCLUDING REMARKS
RNN execution demands a large memory bandwidth, espe-
cially when only a single stream input data is processed. We
have reduced the number of DRAM accesses by parallelizing
the RNNs in the time domain. In this approach, one weight
fetch is used for execution in multiple time steps, thus the
efficiency increases as the number of time steps to parallelize
grows. This parallelization technique is applied to simple
recurrent units (SRUs) and quasi-RNNs (QRNNs), which
are both recently developed models with a simple recurrence
structure. The experiments were conducted on Intel CPU
and ARM CPU based systems. We achieved a speed-up of
more than 500% at the Intel CPU based system, and that
of more than 1,250% at the ARM CPU based system. This
technique can be utilized for high speed inference of RNNs
on VLSI or GPUs (Graphics Processing Units).
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